| Abstract: A technique for directly sharing physical memory between processes
executing on processor cores is described. The technique includes loading
a plurality of processes into the physical memory for execution on a
corresponding plurality of processor cores sharing the physical memory.
An address space is mapped to each of the processes by populating a first
entry in a top level virtual address table for each of the processes. The
address space of each of the processes is cross-mapped into each of the
processes by populating one or more subsequent entries of the top level
virtual address table with the first entry in the top level virtual
address table from other processes. |
| Filed: 9/1/2009 |
| Application Number: 12/551666 |
| This invention was made with Government support under Contract No. DE-NA0003525 awarded by the United States Department of Energy/National Nuclear Security Administration. The Government has certain rights in the invention. |
| Attribution for Derwent World Patents Index Records published on Sandia ® Clarivate. All rights reserved. Republication or redistribution of Clarivate content, including by framing or similar means, is prohibited without the prior written consent of Clarivate. Clarivate and its logo, as well as all other trademarks used herein are trademarks of their respective owners and used under license. |