Computational processor-in-memory with enhanced strided memory access

DWPI Title: Computational memory for computer, has controller connected to memory bank, arithmetic and logic unit, and accumulator, where controller being hardware configured to direct operation of arithmetic and logic unit
Abstract: A computational memory for a computer. The memory includes a memory bank having a selected-row buffer and being configured to store records up to a number, K. The memory also includes an accumulator connected to the memory bank, the accumulator configured to store up to K records. The memory also includes an arithmetic and logic unit (ALU) connected to the accumulator and to the selected row buffer of the memory bank, the ALU having an indirect network of 2K ports for reading and writing records in the memory bank and the accumulator, and the ALU further physically configured to operate as a sorting network. The memory also includes a controller connected to the memory bank, the ALU, and the accumulator, the controller being hardware configured to direct operation of the ALU.
Use: Computational memory for a computer.
Advantage: The ALU is physically configured to operate as a sorting network when an indirect network of the ALU is configured to sort records in the accumulator by a key and combine records with the same key by creating unique records, and write the unique records back into the memory bank.
Novelty: The memory (2000) has a memory bank (2006) comprising a selected-row buffer (2008), and for storing records up to a number. An accumulator (2010) is connected to the memory bank, and configured to store up to K-records. An arithmetic and logic unit (ALU) (2004) is connected to the accumulator and the selected row buffer of the memory bank. The ALU comprises an indirect network of ports for reading and writing records in the memory bank and the accumulator. The ALU is physically configured to operate as a sorting network. A controller (2014) is connected to the memory bank, the ALU, and the accumulator, where the controller being hardware configured to direct operation of the ALU.
Filed: 1/26/2018
Application Number: US15881502A
Tech ID: SD 14448.0
This invention was made with Government support under Contract No. DE-NA0003525 awarded by the United States Department of Energy/National Nuclear Security Administration. The Government has certain rights in the invention.
Data from Derwent World Patents Index, provided by Clarivate
All rights reserved. Republication or redistribution of Clarivate content, including by framing or similar means, is prohibited without the prior written consent of Clarivate. Clarivate and its logo, as well as all other trademarks used herein are trademarks of their respective owners and used under license.