Stateless and stateful implementations of faithful execution
| DWPI Title: Processing system e.g. cryptographic assurance processor architecture (CAPA) system, has protection engine to determine whether corresponding value fields are modified and provide plaintext instruction to target processor for execution |
| Abstract: A faithful execution system includes system memory, a target processor, and protection engine. The system memory stores a ciphertext including value fields and integrity fields. The value fields each include an encrypted executable instruction and the integrity fields each include an encrypted integrity value for determining whether a corresponding one of the value fields has been modified. The target processor executes plaintext instructions decoded from the ciphertext while the protection engine is coupled between the system memory and the target processor. The protection engine includes logic to retrieve the ciphertext from the system memory, decrypt the value fields into the plaintext instructions, perform an integrity check based on the integrity fields to determine whether any of the corresponding value fields have been modified, and provide the plaintext instructions to the target processor for execution. |
| Use: Processing system such as cryptographic assurance processor architecture (CAPA) system. Uses include but are not limited to satellite processor, surveillance processor, server, desktop computer, laptop computer and special purpose processing system. |
| Advantage: The CAPA system is allowed to provide sequence integrity and instruction integrity or protection from illicit modification and privacy of the instructions within trusted objects even if the adversary owns the CAPA system, while providing execution correctness to program including code integrity during distribution and runtime. |
| Novelty: The system (220) has protection engine (230) coupled between system memory (225) and target processor (235) and configured to retrieve cipher-text (240) which is encrypted using stateless encryption scheme from system memory. The value fields are decrypted into plaintext instructions that are generated for each value field by applying decryption functions to value fields. An integrity check is performed, based on integrity fields to determine whether corresponding value fields are modified. The plaintext instructions are provided to target processor for execution. |
| Filed: 8/17/2009 |
| Application Number: US2009542072A |
| Tech ID: SD 10424.0 |
| This invention was made with Government support under Contract No. DE-NA0003525 awarded by the United States Department of Energy/National Nuclear Security Administration. The Government has certain rights in the invention. |
| Data from Derwent World Patents Index, provided by Clarivate All rights reserved. Republication or redistribution of Clarivate content, including by framing or similar means, is prohibited without the prior written consent of Clarivate. Clarivate and its logo, as well as all other trademarks used herein are trademarks of their respective owners and used under license. |