| Abstract: Described herein are various technologies for metrics-based assessment
and trust verification of netlists for hardware logic devices (e.g.,
ASICs, FPGAs, etc.). A computing system translates a netlist of a
hardware logic device into a Boolean network. The computing system
generates and assigns metrics to edges of the Boolean network. The
metrics comprise a coverage metric, a rare trigger metric, and an
influence metric. Based upon the metrics, the computing system assigns
the nodes in the Boolean network criticality values. The computing system
determines a likelihood of a vulnerability in the netlist based upon the
criticality values. The computing can output an indication as to whether
the netlist is trusted based upon the determined likelihood of a
vulnerability in the netlist. |
| Filed: 3/1/2017 |
| Application Number: 15/446787 |
| This invention was made with Government support under Contract No. DE-NA0003525 awarded by the United States Department of Energy/National Nuclear Security Administration. The Government has certain rights in the invention. |
| Attribution for Derwent World Patents Index Records published on Sandia ® Clarivate. All rights reserved. Republication or redistribution of Clarivate content, including by framing or similar means, is prohibited without the prior written consent of Clarivate. Clarivate and its logo, as well as all other trademarks used herein are trademarks of their respective owners and used under license. |