| Abstract: The various technologies presented herein relate to performing on-chip
frequency division of an operating frequency of a ring oscillator (RO).
Per the various embodiments herein, a conflict between RO size versus
operational frequency can be addressed by dividing the output frequency
of the RO to a frequency that can be measured on-chip. A frequency
divider circuit (comprising NOR gates and latches, for example) can be
utilized in conjunction with the RO on the chip. In an embodiment, the
frequency divider circuit can include a pair of latches coupled to the RO
to facilitate dividing the oscillating frequency of the RO by 2. In
another embodiment, the frequency divider circuit can include four
latches (operating in pairs) coupled to the RO to facilitate dividing the
oscillating frequency of the RO by 4. A plurality of ROs can be MUXed to
the plurality of ROs by a single oscillation-counting circuit. |
| Filed: 3/22/2016 |
| Application Number: 15/77598 |
| This invention was made with Government support under Contract No. DE-NA0003525 awarded by the United States Department of Energy/National Nuclear Security Administration. The Government has certain rights in the invention. |
| Attribution for Derwent World Patents Index Records published on Sandia ® Clarivate. All rights reserved. Republication or redistribution of Clarivate content, including by framing or similar means, is prohibited without the prior written consent of Clarivate. Clarivate and its logo, as well as all other trademarks used herein are trademarks of their respective owners and used under license. |