Antifuse with a single silicon-rich silicon nitride insulating layer
| Abstract: An antifuse is disclosed which has an electrically-insulating region sandwiched between two electrodes. The electrically-insulating region has a single layer of a non-hydrogenated silicon-rich (i.e. non-stoichiometric) silicon nitride SiN.sub.X with a nitrogen content X which is generally in the range of 0<X.ltoreq.1.2, and preferably 0.5.ltoreq.X.ltoreq.1.2. The breakdown voltage V.sub.BD for the antifuse can be defined to be as small as a few volts for CMOS applications by controlling the composition and thickness of the SiN.sub.X layer. The SiN.sub.X layer thickness can also be made sufficiently large so that Poole-Frenkel emission will be the primary electrical conduction mechanism in the antifuse. Different types of electrodes are disclosed including electrodes formed of titanium silicide, aluminum and silicon. Arrays of antifuses can also be formed. |
| Filed: 3/1/2006 |
| Application Number: 11/365990 |
| Tech ID: SD 7949.0 |
| This invention was made with Government support under Contract No. DE-NA0003525 awarded by the United States Department of Energy/National Nuclear Security Administration. The Government has certain rights in the invention. |
| Data from Derwent World Patents Index, provided by Clarivate All rights reserved. Republication or redistribution of Clarivate content, including by framing or similar means, is prohibited without the prior written consent of Clarivate. Clarivate and its logo, as well as all other trademarks used herein are trademarks of their respective owners and used under license. |